Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (75793)	10/17/1999 10:21:00 PM
From: Jim McMannis	Respond to of 1572510

Elmer, RE:"Ali whut is you babblin' about now? Dis be nonsense. A defect duzn't care if dere is 4 o' 10 stages in de design. 'S coo', bro. Try anoda' excuse, dis one duzn't wo'k. Ya' know?" Come on Elmer, say what you really mean...

To: Elmer who wrote (75793)	10/17/1999 10:38:00 PM
From: Ali Chen	Read Replies (2) \| Respond to of 1572510

Fudd, <Ali what are you babbling about now? This is nonsense. A defect doesn't care if there are 4 or 10 stages in the design. Try another excuse, this one doesn't work.> It seems that all you know about IC manufacturing is the defect density. Too little, too superficial. Of course, for a comparable feature size process, all transistors cannot be made 100% faster than on another similar process. There must be something else to achieve that parity in CPU frequency. It is called "local optimization" at transistor level. When pushed to the limit by market demands, these "optimized" areas become very hard to manufacture. Why? Let me leave this to your imagination.