Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Goutam who wrote (76161)	10/19/1999 9:47:00 PM
From: Goutam	Respond to of 1571595

For those interested in Copper process, A very interesting report - Copper Survey Turns Up Surprising Results (10/19/99, 3:53 p.m. ET) By J. Robert Lineback, Semiconductor Business News Surprisingly, semiconductor manufacturers appear more optimistic than wafer fab suppliers about the early build-up of copper-based ICs in the next decade, according to an industry survey. ... More ... techweb.com ___________ Goutama

To: Goutam who wrote (76161)	10/20/1999 1:03:00 AM
From: tejek	Respond to of 1571595

Goutama RE <<<He is also expected to announce that pre-productionchip samples using manufacturing technologies presentin the fab have been produced at 900MHz and faster speeds.>>> Does 900 MHz beat 733 MHZ? Nice article...its exciting to see Dresden starting to ramp up. ted

To: Goutam who wrote (76161)	10/20/1999 2:54:00 AM
From: Petz	Read Replies (2) \| Respond to of 1571595

Another thought on why Dresden won't be at "production level output" until 2H'00. The ideal 0.18 chips should have either a 256K L1 or integrated L1 and L2. Changing the L1 size generally requires a redesign of the core, which takes time. The "test chips" out of Dresden this quarter may just be shrunk 0.25 Athlons with 128K L1 and no integrated L2. Actually to redesign the core and get to production levels in 6-9 months is very aggressive and must be enabled by the tools used in the Athlon design. Intel's lack of similar tools is the reason why the CuMine still has the same 32K L1 cache. They would have gotten more bang for the buck by increasing L1, but redesigning an Intel core takes over a year. Petz