Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: John Walliker who wrote (32698)	10/23/1999 3:39:00 PM
From: Dan3	Respond to of 93625

Re: I don't see why you think that. I think you're right - and I was mistaken. After looking at more of the info on their web site, their technology also looks good for speeding up testing of die - which should make it easier for the companies that want to test high speed and low speed rambus functions on different machines, and generally get the best use of limited and expensive test equipment. Dan

To: John Walliker who wrote (32698)	10/24/1999 6:20:00 AM
From: Bilow	Read Replies (1) \| Respond to of 93625

Hi John Walliker; Re those DSPs and FPGAs on 12mm x12mm packages with 144 contacts. For that many pins, that is so tiny! How wide of an SDRAM chip do you suppose you could put into a 144-pin package? I'm thinking that a x64 DDR SDRAM would fit in there easily. Using a 200MHz clock and DDR data transfers, it would provide bandwidth of about 3.2GB/second in a single chip. It would be a great solution for those people that need very high bandwidth out of a very small package count. My guess is that because of the die size, the chip dimensions would have to be larger than 12mm. In a bigger package, even more pins would be possible. By the way, I forgot to ask you what variety of FPGA you were using. FPGAs is sort of my specialty. -- Carl