Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (34526)	11/14/1999 9:59:00 PM
From: jmac	Read Replies (2) \| Respond to of 93625

why do you guys keep responding to these two idiots (Dan3 and Don)? the more people respond, the more crap they spill out. How many posts have they made today? This thread has put forward very little useful and/or new information today.

To: Tenchusatsu who wrote (34526)	11/14/1999 11:07:00 PM
From: Glenn Norman	Respond to of 93625

re:Did you read my reply to Dan concerning that article from the Register? Here's the link: Yo_Tenchusatsu................Not only did I read your reply, I POSTED IT ON THE RAMBUS THREAD! Hope you didn't mind<gg>! Here is the link to what I posted: Message 11922786 Salude to you Tenchusatsu and thanks for all your Inside INTEL insights! - Norman L R for a V L T!

To: Tenchusatsu who wrote (34526)	11/14/1999 11:26:00 PM
From: Dan3	Read Replies (1) \| Respond to of 93625

Re: Did you read my reply to Dan.... He may as well view my response, too. ======================================== www3.techstocks.com Thanks for your comment that rambus has never been considered for the initial chipset support for Itanium (which leaves open the possibility of other types of DRAM support in later chipsets). Given the degree to which Intel has otherwise been supportive of rambus isn't that a bit surprising? Your comment, "Neither is necessary for the high memory bandwidth and capacity requirements of Itanium-based systems." was a little surprising. The quad processor Pentium chipsets (at least the ones I've been involved with) supported interleaved SDRAM in order to increase memory bandwidth. So I would expect memory performance to be an issue for the much better performing Itanium. Why isn't this the case? Regards, Dan =======================================================