Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (82713)	12/12/1999 5:32:00 PM
From: Saturn V	Read Replies (2) \| Respond to of 1572452

Ref-<Re: "Saturn's right, Elmer. If I remember correctly, MPR says "Technically, Coppermine's L2 cache is half-speed." This is because the cache transfers a cacheline (32 bytes) every other clock." Then I stand corrected. Sorry Saturn. Now I must ask, why does Intel's description call it a full speed cache? > I am certain that MPR states that it is a half speed cache, because I double checked this issue on Friday. Tench has also reconfirmed this. Now the good question, whom do we believe the Intel web page or MPR ? The only thing which makes sense is that Intel had a change of mind after the Microprocessor Forum because of complaints from Marketing. So most likely the L2 Cache can be switched from half speed mode to full speed mode either by BIOS or by blowing a fuse. So it is likely that presently it operates in a full speed mode,even though it offers no performance gain, and this could easily be switched to half speed mode, if the L2 cache becomes a bottleneck.