SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (83952)12/22/1999 12:13:00 PM
From: Elmer  Read Replies (1) | Respond to of 1573729
 
Re: "This is all the info I have read about exclusive cache "

That is a good description of an "exclusive" cache. Thanks. I must take issue though with some of the idle speculation regarding Intel's down binning of CuMines to PIII Celerons. The reason I don't think that will happen is because with the huge demand for both products, there would be no way to meet the PIII Celeron demand using only the CuMine L2 fallout. They simply don't get that many bad parts and despite the rumors, I have good reason to believe the CuMine yields are very good, even by Intel standards. Intel also wouldn't intentionally do wafer starts targeted for Celerons using the larger die because it's just a waste of silicon. They'll design a smaller die to reduce costs.

EP



To: Cirruslvr who wrote (83952)12/22/1999 12:36:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1573729
 
Cirruslvr,

From the article you pointed to, it appears that the L2 cache is 256K rather than 64K as you earlier mentioned. Did you see the 64K number somewhere else?

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News