Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (84346)	12/29/1999 11:04:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1572547

Re: "Elmer: From AMD, CPU is multiprocessor ready now amd.com 200-MHz AMD Athlon system bus (scalable beyond 400 MHz) enabling leading-edge system bandwidth for data movement-intensive applications Source synchronous clocking (clock forwarding) technology Support for 8-bit ECC for data bus integrity Peak bandwidth of 1.6 to 3.2 GB/s Multiprocessing support: point-to-point topology, with number of processors in SMP systems determined by chipset implementation Support for 24 outstanding transactions per processor Now gag on that for a while. It is chip set and mobo need that stalls the product, the CPU is more capable than the P-III at SMP, better bandwidth and since a single Athlon defeats a dual P-III systems(same memory etc/....no rambus) then when the chipset and mobos arrive they will thrash the Intel products. Write that down. Thrash. and when they also have the rambus capability they will skunk the Intel P-III. Skunk =defeat utterly, F&W. From the AMD site there are no licence restrictions from CPQ. As to one step at a time as the Athlon unfolds, I prefer the term "one more turn of the screw" Sure Bill... They're SMP ready, that's why we see all those SMP Athlons running in those Alpha SMP boards. They must be able to do it because the AMD spec says so.... Unless there is an errata. Do you know what the word "errata" means? It means a deviation from the specification. But you'd never see that because AMD refuses to publish the Athlon errata list. Why is that Bill? Do you have any guess? Do you still claim the Athlon is perfect? I think you were right the first time... The Athlon needs needs more work to perform that function. EP