Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Kenith Lee who wrote (85943)	1/7/2000 10:03:00 PM
From: Bill Jackson	Read Replies (2) \| Respond to of 1572777

Kenith if the inner part of the die is flip chipped then the part of the die that projects beyond this can be wirebond? Just a speculation? That way they can use some perimeter contacts of the older style and also connect in the middle of the die, here and there. If someone knows the true answer to this, please comment. Bill

To: Kenith Lee who wrote (85943)	1/7/2000 11:12:00 PM
From: Saturn V	Read Replies (1) \| Respond to of 1572777

Ref" Wire bond requires bond pads to be in the perimeter of the die. This increases die size when the number pads are very high such as mircoprocessor. Flip chip allows pads to be anywhere, including the center of die. I failed to see how Celeron can be bonded by both methods without having the leads shorting each other." The Intel chips have two sets of bond pads. Flip Chip Pads are small and are anywhere on the chip.In addition there is a PAD RING on the periphery which contains the wire bond pads. Intel has an easy way of dropping the pad ring, so on certain wafer starts the pad ring is dropped, giving more chips per wafer.