Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: hmaly who wrote (90322)	1/28/2000 9:03:00 PM
From: Ali Chen	Read Replies (2) \| Respond to of 1571236

hmaly, <I believe Kap is talking about how different companies rate their processors ...> No. He apparently knows what he is talking about, but Pboy and many others do not :) For hint see: Message 12716652 After all, why it should be a surprise? For example, the Cumine on-chip L2 cache is running physically at 1/2 core speed. Of course, Intel markedroids prefer not to overemphasize this fact. Therefore, the question about the Willy speed is a bit hazy. It is apparent that Intel marketing will push only the highest number. And Elmers/PBs will find reasons to stick with this number and claim a victory. P.S. For some time I had this funny idea to feed a chip at, say, 5GHz, then divide the frequency to whatever it is convenient for circuitry but tell nobody, and marketing can officially claim a 5-GHz processor! After all, the frequency derivatives may be useful for some fine timing tune-ups... So, a creative "20GHz CPU" may be not far away :) Maybe this is the method how Willy is doing to win in the frequency race?

To: hmaly who wrote (90322)	1/28/2000 11:35:00 PM
From: kash johal	Respond to of 1571236

HMALY, Re:"clock speeds" Not necassarily at all. First current processors are synchronous to the main clock. But they can certainly run different portions at different speeds. Modern day clock synthesizers can generate a high freq clock and run sub clock dividers. Or they could even run asynchronously. They could even tune the clock speeds up until each section speeds per section. Folks have even worked on self timed ccts that are master clock independent. I am certainly intrigued by willamette and what Intels engineers have come up with. I guess will have a better idea in a few months. regards, Kash