Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (93457)	2/16/2000 1:20:00 AM
From: milo_morai	Read Replies (1) \| Respond to of 1571068

This is due to the slew rate of the transistors right? Also wouldn't Xc be a issue at 3Ghz? Milo

To: Scumbria who wrote (93457)	2/16/2000 1:22:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1571068

Scumbria - <There is no way that the Willamette integer unit is running at 3 GHz in 0.18u at room temperature. Whatever they today did was something else other than what they tried to make it appear.> Scumbria, in a way I agree with you. Discrete .18 xtors will not run at 3GHz. However, lets say for example that the data transfer occurs as Dan and Anand say, at the rise and the fall of the clock. How would you characterize the speed of the Integer unit? Isn't this the same sort of argument that occurs for FSB's? I.e., the EV6 is a 100MHz with 2x data transfer, and very commonly referred to as a 200MHz bus? PB