SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (96117)3/1/2000 6:37:00 PM
From: Joe NYC  Read Replies (2) | Respond to of 1576295
 
Scumbria,

If a 64 bit architecture expanded the instruction length, this problem would be aggravated further.

Just to play the devil's (err.. I mean Intel's) advocate. Isn't this one area where Itanium may have an advantage, in that you pack several instructions into one 64 bit chunk of data? Or is my understanding of Itanium instruction set completely wrong?

Joe



To: Scumbria who wrote (96117)3/2/2000 1:00:00 AM
From: tejek  Respond to of 1576295
 
x86 has always had an advantage over RISC because many more instructions fit in the cache, and each instruction does a lot more than a RISC instruction. It can be argued that an x86 instruction cache is 4X as efficient as a RISC cache.

If a 64 bit architecture expanded the instruction length, this problem would be aggravated further.

Scumbria,

Aggravated enough so it would not be worth companies' efforts to move to 64 bits?

ted


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News