SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?


To: Plaz who wrote (40999)4/27/2000 1:31:00 AM
From: Scumbria  Read Replies (3) | Respond to of 93625
 
Plaz,

The GigaPixel tiling technology that 3dfx recently acquired has 1/10th the bandwidth requirements of the traditional SGI Z-buffer rendering pipeline.

Deferred shading certainly offers a lot of relief from unnecessary accesses to the framebuffers and texture memory. However, it appears that you are playing devil's advocate. Your post to Carl emphasized the need for bandwidth to the framebuffer, and your post to me played it down somewhat.

eDRAM fab processes are limiting to what else can be done on the chip

It is possible to implement embedded DRAM in a standard CMOS process, but not as efficiently as in a DRAM process.

Isn't Nintendo using embedded DDR DRAM in their next generation product?

Scumbria



To: Plaz who wrote (40999)4/27/2000 5:22:00 PM
From: Dave B  Read Replies (2) | Respond to of 93625
 
A research project for "Fans of Rambus":

I've seen figures that indicate that the maximum sustainable transfer rate for SDRAM is about 65% of the theoretical maximum transfer rate (thus PC-100 in an 8-byte wide configuration would max out at 100Mhz*8*.65 = 520MBs (which sort of matches the Intel chart we've discussed).

I remember long ago seeing a chart of this, and seem to remember that DDR suffered from the same problem (which has been confirmed by a friend who says that it may actually be less than 65%), but I can't find any references. If this is the case, DDR-200's maximum sustainable transfer rate would be 200Mhz*8*.65 = 1040MBs (which I also seem to remember seeing). RDRAM, on the other hand, can hit something like 90%-95% so it's maximum sustainable transfer rate is 800Mhz*2*.9 = 1440MBs (38% faster than DDR).

Can anyone find a chart or other reference that covers this issue?

Carl, Scumbria, et. al. I'm not interested in getting into a discussion about it yet and would appreciate it if you hold your responses until something shows up (unless, of course, you have the charts/data/etc. I'm looking for). If I can't find anything, I'll drop it and assume I'm incorrect. If something shows up, then we can discuss it's merits.

TIA,

Dave