Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (103708)	5/27/2000 2:40:00 AM
From: The Duke of URL©	Read Replies (1) \| Respond to of 186894

Scumbria: Does the size of the cache become more significant when processors are joined together in "X-way" configurations? TIA.

To: Scumbria who wrote (103708)	5/27/2000 6:32:00 AM
From: wily	Respond to of 186894

Scumbria, Absolutely. A 32K L1 cache will hit about 97% of the time running Winstone. Doubling that to 64K will raise that to about 98%. Double it again to 128K, and you get about 98.5%. These differences are significant for performance, but the returns are definitely diminishing. What are the corresponding performance improvements to those diminishing returns? Can you quantify this in terms of cost? Do you have similar stats for L2 (which is what I'm more interested in)? Would there be any benefit to a large (say, 64MByte) L3 on a separate chip as part of a mult-chip package? Thanks, wily