Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: The Duke of URL© who wrote (103709)	5/27/2000 10:14:00 AM
From: Elmer	Read Replies (3) \| Respond to of 186894

Re: "Does the size of the cache become more significant when processors are joined together in "X-way" configurations? TIA" Yes. With Intel's bus architecture, multiple processors share the processor bus. With large caches, the bus activity and saturation are significantly reduced and as a result overall performance improves beyond the improvement that would be seen with a large cache on a single processor. Multiprocessor support has been in every single P6 generation die ever manufactured by Intel. AMD has relied on a point to point architecture where no 2 processors share the same memory port. It looks to me as though they are really just moving the memory bandwidth bottleneck down into the memory controller rather that coming up with a better solution. AMD has never shipped a single multi-processor/chipset combination. EP