Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (114225)	6/5/2000 1:36:00 AM
From: Elmer	Read Replies (2) \| Respond to of 1576775

Re: "Transfering the data from the cache to the CPU is a big problem. Also, SRAMs are not built in the same leading edge process as the CPU" Not true. Intel built their own SRAMs for their Xeon systems up to 550MHz and they probably needed leading edge process technology. I told this thread last year that you would never see an Athlon with full speed L2 due to manufacturing limitations. A particularly ignorant poster on this thread disagreed but he was wrong on most other things as well. EP