SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Hans de Vries who wrote (115669)6/13/2000 12:11:00 AM
From: Joe NYC  Read Replies (4) | Respond to of 1571775
 
Hans,

What do you think the Coppermine-T could be? New revision? A die shrink? Some kind of optimization? It looks like this will be some major revision of the core to find itself on the roadmap, but not too radical to earn a code name? Is there any room to for the .18u equipment to get to .15u or lower?

On the chipset roadmap, if Almador is the first possible DDR chipset, Intel will be without DDR for another year.

Do you have any theory on Willamette 423 vs. 479? It's obvious that the change is there to enable it to work with Tulloch chipset. What do you think about my theory that Willamette 479 will have a built in Northbridge?

Suppose you do move the northbridge to the CPU. I guess there will be some savings in pins and some additional pins. You have add pins tor communication with AGP (piece of $hit), some communication with southbridge. I don't know what savings you could have. Can anyone come up with a ballpark figure of net addition of pins that migration of Northbridge to CPU would be?

Maybe Intel determined that moving Northbridge to CPU would be the only way to achieve adequate memory performance with Rambus. But on the downside, this chip would not be able to work in Dual CPU environment, and if DDR gets entrenched in server space, this chip would not make it there either.

Another disadvantage could be that if Rambus crashes and burns, so does the Intel roadmap.

Joe