Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: richard surckla who wrote (46834)	7/9/2000 5:19:49 PM
From: Dan3	Read Replies (2) \| Respond to of 93625

Re: Because the width of the RDRAM channel is limited, it must pump 4 16-bit words to fill the 64-bit word that the processor is expecting... He's sort of getting it. Rambus, even dual channel rambus, is too narrow a bus for modern processors. Do you realize that, internally, coppermine has a 128 bit wide connection between the core and the cache? Dual DDR would be a perfect match for Coppermine. Dual Rambus isn't, and single Rambus is worse (as shown by benchmarks). Willamette will have an internal bus at least as wide as Coppermine. That's why the volume chipset for Willamette (Tulloch) isn't going to be stuck with Rambus. Dan

To: richard surckla who wrote (46834)	7/9/2000 11:44:05 PM
From: Joe NYC	Read Replies (1) \| Respond to of 93625

Richard, Good post. I think what you would need to to show off the performance of Rambus is be an on-chip (on-CPU) Northbridge that would communicate directly with Rambus memory. As far as I know Timna was the only processor to use this arrangement, and even if it sees the light of day, unfortunately it will be relegated to the low end market, and nobody will seriously consider possible performance advantage of Rambus in that segment. Joe