Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (48303)	7/29/2000 11:03:27 PM
From: NightOwl	Read Replies (1) \| Respond to of 93625

Thanks Carl, This is interesting and I think I understand what you are saying. ...Although I reserve the right to make additional erroneous M&P assumptions in the future. :8) I seem to be unable to retain a valid DRAM schematic in my bird brain for more than 2 ns. But assuming they increase row size, for the moment I believe I grasp the basic rudiments of your power increase analysis. Am I right in assuming that maintaining the same row size on a 4 bank chip would produce an impossibly large RIMM to produce a 128MB device? For the life of me I just can't see a good use for this bus design without a major overhaul of the FSB link to the CPU as well as the output to/from the memory to any other subsystem that uses the DRDRAM array. Ooops, never mind. I think I see why. They don't want to sell a refrigerator with each CPU. 0\|0