Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: wily who wrote (48604)	8/1/2000 8:53:08 AM
From: NightOwl	Read Replies (1) \| Respond to of 93625

So...! "Doubting" Wily, Don't believe the little birdy? Message 14138456 Well OK. If that's the way its going to be, we'll just have to add your name to the "Jump Cat Fud" blacklist! ...And don't expect any clean linen the next time you drop by the INN. (Hee:8) 0\|0

To: wily who wrote (48604)	8/1/2000 9:07:42 AM
From: NightOwl	Respond to of 93625

P.S. To D. Wily, HSDRAM is not an "Enhanced" EDRAM. It has no SRAM cache. Its simply a high speed core design. I believe Carl has pointed out that the clock speeds of DDR are being pushed to 333MHz and beyond. HSDRAM is an SDRAM that pushed that clock from 133MHz to 140+ when the PC133 spec first came out. You can find the HSDRAM performance data at one of the EMS WEB sites (www.pc133memory.com). It runs at 140+ with stability at 3-3-3; but at 133MHz all the reviews I have seen said it will run 2-2-2 without a hitch. You'll also find a link to all the reviews at the above site. 0\|0

To: wily who wrote (48604)	8/1/2000 5:19:35 PM
From: Bilow	Read Replies (4) \| Respond to of 93625

Hi wily; DDR-II will first ship (if it makes it that far) while DDR is still shipping, and will still be shipping after DDR is obsolete. So in a sense, DDR-II will be both a contemporary and a successor. My guess is that 222 memory is going to be faster than 333 memory, (on average) even when the latter has one of the caching improvements. But NightOwl is the expert in that field, hopefully he will provide links to a tomshardware article comparing the technologies. Re EDRAM and SDRAM patents. I suppose you are thinking of the Rambus situation. The most significant patent (or part of a patent) that Rambus has, IMO, is the one having to do with controllable latency. That's the feature that allows your memory to be set for different latencies just after powerup. This feature is in the JEDEC standard, and since EDRAM is a superset of JEDEC SDRAM (correct, NightOwl?) it must then include this feature. So I'm all but certain that the patent situation would apply to EDRAM equally with SDRAM. --Carl