Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (107629)	8/16/2000 11:58:59 AM
From: semiconeng	Read Replies (1) \| Respond to of 186894

Do you realize in which direction the numbers tend to skew? Very, very smart "vision" on your part! Yes I do..... Do You? Smaller die size, would mean more total die per wafer. It looked to me as John's total die per wafer increased, his percentage of edge die loss DECREASED. Thanks for pointing it out. :-) SemiconEng <semiconeng, Dan's estimate of 20% waste space is not far from correct. For a 12mm by 10mm die, the absolute minimum waste space, if there is ZERO spacing between die it is possible to squeeze 236 die on the wafer, for a waste % of 9.9%. If there's just a border of 0.2mm between each die, you can only fit 226 die, for a waste % of 13.7%. With 0.5 mm between die, you can fit 213 so wasted space is 18.6%. Message 14220710