Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: EricRR who wrote (6836)	8/28/2000 8:59:53 PM
From: Scumbria	Read Replies (2) \| Respond to of 275872

Ratbert, I think his point eventually becomes that for 1.5GHz CPU's, either the latency of the L1 must be increased, or the size of the cache must be reduced. Is this valid? It is valid. That is why I have been making a big issue out of the 2-cycle L1 cache on Willy. Athlon uses a 3-cycle cache, so it is more scalable in both size and frequency. 3 cycle L1 cache latency is not a significant performance hit, because it is relatively easy to pipeline 3 concurrent L1 accesses thus removing any bubbles. Scumbria