Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (123377)	8/31/2000 1:16:48 PM
From: Petz	Read Replies (1) \| Respond to of 1570547

<The small L1 cache on Willy is a joke.> OK, but is a large L1 data cache really needed? After all, with the deep pipeline, you probably have some extra cycles (5?, 10?) to get the data from L2 if its not in L1. Petz

To: Scumbria who wrote (123377)	8/31/2000 1:28:20 PM
From: Road Walker	Read Replies (3) \| Respond to of 1570547

Scumbria, Just thinking out load here. Suppose when Intel was designing the P4, they said to themselves "where will processors need added performance over the next 5 years? Will they need to run apps like Word or Excel faster, probably not. Will folks be doing more video and audio over PC's, yes. Will they need performance for better games, yes. Will apps get more graphics intensive, yes". Would that line of thought help explain the design of P4? Again, I don't know, just fishing around, trying to figure out where Intel is coming from. John