Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (7270)	9/1/2000 3:48:24 AM
From: THE WATSONYOUTH	Read Replies (1) \| Respond to of 275872

Like we discussed on the Intel thread, raising the Vt will kill the performance. It is typical to have a 50% speed difference between low and high Vt cells. I sincerely doubt 50%. Probably around 80mv in Vtlin, about 10x in off current, and perhaps 15% in drive current. My speculation only makes sense if a relatively small increase in Vt will make a submarginal section of logic (due to local variations in channel length at the extreme end of the distribution) functional. Such a small change will not kill performance since the devices in question are too strong all ready. Another possibility is that Intel has not matched the devices well as you are now dealing with a minimum of 4 devices (low and regular Vt NFETs and PFETS) It is not easy to have the proper characteristics of all 4 devices at the minimum of the channel length distribution. THE WATSONYOUTH