Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (109550)	9/8/2000 8:51:10 PM
From: kash johal	Read Replies (1) \| Respond to of 186894

SCumbria, I think you are too harsh on PIV. Going from 10 stages to 20 stages should ideally yield a 2x clock speed improvement. And if the designers are not clever IPC goes down by 50%. This assumes a constant process ala 0.18 micron. PIII's yield is probably currently ranging from 700 to 1Ghz as we know with sweetspot of 850Mhz. That implys that PIV's should yield at 1.4Ghz to 2Ghz (excuding power issues). It seems to me that intel introducing at 1.4Ghz means that most devices are indeed yielding at 1.4Ghz and above. As this is 2x the min PIII yields this means they did a good design/layout job for speed. This means that as Intels ramps volumes it is very credible they can be well close to 2Ghz by a year from now. As far as IPC is concerned you yourself have said you expect 80% of PIII. So the figure of merit is speed increase times IPC they get to 160% of a PIII. As the PIV moves to 0.13 micron it will be manufacturable at low cost and shoould yield well above 2Ghz. Seems like the PIV may well be a pretty good chip. Thank god they put a dual Rambus RDRAM channel around it!!! regards, Kash