Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (56125)	10/1/2000 6:03:30 PM
From: John Walliker	Read Replies (1) \| Respond to of 93625

Dan3, The issue I was addressing wasn't DDR in memory interfaces, it was DDR period. And the term I used wasn't DDR in memory, it was DDR. I know. However what we are interested in is DDR in memory. The 680x and 650x only accessed memory every other cycle, allowing a peripheral (such as video, or even a second cpu) to access the same memory without conflict. I know this too. The BBC micro used a 6502 which accessed memory on one clock edge and had a video controller which accessed the memory on the other clock edge. The memory controller automatically refreshed the DRAM without the need for any explicit refresh cycles. There was a single chip dual processor 6502 clone with on-chip ram where the two processors accessed the shared memory on alternate clock edges. However, none of this invalidates the Rambus patents as far as I can see. John