Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (125255)	10/4/2000 12:31:28 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1571000

Joe, I'm anxiously awaiting the block diagrams for systems that use Sledgehammer and LDT (other than the "concept" 8-way NUMA design that we've all seen before). Seems like AMD has a lot of options available thanks to LDT. For example, AMD can integrate the memory controller on the processor die, then use LDT as an interface to a "super south bridge." This south bridge will not only have PCI, ATA-100, etc., but it will also have AGP (unlike before where AGP resided on the north bridge). Or maybe AMD will just stick to a conventional north bridge and south bridge, but just replace the EV6 interface with LDT. This will be a less radical design, but the lower pin count of LDT should help a lot. Tenchusatsu