Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (16193)	10/26/2000 11:04:48 PM
From: TechieGuy-alt	Respond to of 275872

Is AMD going to release new chipsets for every increment? I wish the chipsets came with these capabilities built in, so that the motherboard and chipset makers can make some money on the chipset, rather than see their inventory turn almost worthless when the new increment is introduced. Joe, It's not about AMD "Wanting" to build a chipset or not (that'll do future CPU bus speeds.). The problem is that the chipset does not stand alone in the system. You cannot just "build" either one of them "alone", without ac timing specifications of the other. Since these communicate with each other, one needs to make sure that various setup/hold/ etc. parameters are compatable. Unfortunately these are only finalized when you have some silicon in hand (and even then are tweeked with future batches/experience). Another problem is that both the chipset/processor talk to each other via traces on the motherboard. At the frequencies that we are now talking about (more than 100MHz) electrical simulation of the entire chipset/trace/CPU SYSTEM is a must. Hence you cannot "Design for" a future bus if models are not available for either the CPU or the chiset for that bus. Hope that clears things up a bit. TG