SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (115270)10/30/2000 8:58:40 PM
From: muzosi  Read Replies (1) | Respond to of 186894
 
If your layout is complete, just what keeps you from taping out?
As I mentioned before, it is a project management issue. As a milestone, "layout complete" is meaningfully different from "layout verified". It is not an engineering issue but scheduling convenience. You want to measure how long it takes to generate tape-out ready layout after you get an LVS clean one.

Muzo



To: Elmer who wrote (115270)10/30/2000 9:37:16 PM
From: Scumbria  Read Replies (1) | Respond to of 186894
 
Elmer,

Most projects have several "complete layouts" before tapeout. You can't do final timing analysis until the layout is "complete", and usually several iterations of timing fixes are required at that point.

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News