Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (19163)	11/15/2000 3:27:44 PM
From: Petz	Read Replies (1) \| Respond to of 275872

fyo, re your expected order of improved scalability: (P3 SDR, TBird SDR, TBird DDR, Palomino DDR, P4 DDR, P4 Rambus), the evidence is that TBird DDR is way ahead of P4 Rambus (see Message 14812122 ) The problem with P4 Rambus vs. TBird DDR is P4 is worse than TBird (even more so, Palomino) for two reasons: 1. Small D-cache causes applications to be limited by memory latency as L2 can't fill all the requests demanded of it 2. Branch mispredicts aften cause a delay proportional to memory latency rather than to clock speed Rambus systems are worse than DDR systems because of the same memory latency problems. Petz