SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (21696)12/6/2000 2:36:52 PM
From: HerringRead Replies (2) | Respond to of 275872
 
Well I have experience from Semi manufacturing and using Epi wafers should add about $35 to the wafer cost depending on the thickness and sensitivity requirements.



To: Pravin Kamdar who wrote (21696)12/6/2000 3:44:57 PM
From: THE WATSONYOUTHRead Replies (1) | Respond to of 275872
 
Since SOI wafers have an insulating layer under the Silicon epi layer, the silicon epi layer can not be grown vertically in a single crystalline manner.

Are you familiar with how SOI wafers are normally generated? Do you honestly believe AMD will be using this patterned insulator approach with lateral recrystallization of over deposited poly to form VLSI quality single crystal material? What leads you to believe this???

THE WATSONYOUTH


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News