SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: fyodor_ who wrote (33814)3/27/2001 6:13:32 PM
From: Joe NYCRespond to of 275872
 
Fyo,

Splitting all the pipeline stages in 2 would accomplish that ;-).

Is that what they did? I never looked at any of the technical docs of the Via chips.

Joe



To: fyodor_ who wrote (33814)3/27/2001 6:17:33 PM
From: ScumbriaRead Replies (5) | Respond to of 275872
 
Fyo,

There is no inherent penalty to a long pipeline. If branch prediction is perfect, the pipeline length does not affect IPC, yet allows for much higher clock rates.

The problem comes in when the pipe has to be refilled (normally on branch mispredicts.) This is generally not a huge problem, and AMD would be wise to design a much longer pipe than they currently have.

Scumbria