SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: porn_start878 who wrote (33832)3/27/2001 7:09:06 PM
From: ScumbriaRespond to of 275872
 
Max,

I don't really know anything about EV6.

Scumbria



To: porn_start878 who wrote (33832)3/27/2001 7:12:54 PM
From: combjellyRead Replies (1) | Respond to of 275872
 
" What I wonder is what they'll have to replace EV6 bus"

According to the EBN article that I posted a link to earlier today, AMD will be using LDT as the memory bus. So they will be going to a hub architecture much like Intel did, just with better bandwidth. As long as they don't have MTH type problems this is a good solution. It should be possible to have systems with a lot of memory this way...



To: porn_start878 who wrote (33832)3/27/2001 7:55:32 PM
From: dale_laroyRead Replies (2) | Respond to of 275872
 
EV6 dies with Athlon/Duron. With the Hammer series, AMD will be moving to an integrated NB, and HyperTransport connection to graphics and PCI, as well as global memory.



To: porn_start878 who wrote (33832)3/27/2001 10:46:42 PM
From: Joe NYCRespond to of 275872
 
Max,

What I wonder is what they'll have to replace EV6 bus, which will become a major bottleneck soon.

Nothing. The CPU will talk directly to memory and LDT to Southbridge / PCI / graphics.

Joe


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News