Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dale_laroy who wrote (33842)	3/27/2001 9:58:28 PM
From: porn_start878	Read Replies (3) \| Respond to of 275872

What I knew is AMD was dropping EV6, and was to use LDT for chipset to chispet connections, the whole net being build as a NUMA architecture. I haven't read nowhere they were to use it for NB to PCI and/or NB to AGP (what would the the use for it? PCI and AGP wouldn't benefit from the higher bandwidth unless we move to new standards and AMD specified that LDT was for chip to chip connections, and wasn't to replace PCI standard and even less AGP standard) The only advantage I see could barely be design simplification, as PCI and AGP signals can be carried in much less pins if transfered via a LDT hub... but it seems very unlikely. So if NUMA is in the chipsets to unify memory in multiple CPU config, LDT is between them to cary info, then we come back to my original question : Of what kind will be the memory bus, and will it cope with the impreesive i850 performance at, say 533MHz? Max