Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (34213)	3/30/2001 1:14:01 AM
From: minnow68	Read Replies (1) \| Respond to of 275872

Joe, You wrote "I hope the transition from K7 to K8 will not be so painfully slow as it was with K6 to K7" IMHO, this is unlikely unless major problems develop with Hammer. Please keep in mind that when AMD was making the K6/K7 transition, AMD was on the verge of death amd running huge losses. Today, AMD is solidly profitable and has over a billion in cash. There should be significantly more resources available for the Hammer than there was for the Athlon. Mike

To: Joe NYC who wrote (34213)	3/30/2001 9:41:25 AM
From: combjelly	Respond to of 275872

"but will they completely move Northbridge to the CPU die" I dunno about ClawHammer, there has been at least some noise that it will be a SocketA chip, but the general plan for the Hammers is that everything is done through some variant of LDT. Given the sketchy information so far, you would see at least one LDT for I/O and memory, and another cLDT for NUMA support. It makes sense to have ClawHammer on SocketA, or at least have a variant that is SocketA. It would enable OEMs to introduce ClawHammer systems without a completely new design and methodology on their motherboards. The whole LDT/HTT scene is in a state of flux. It apparently started out as a scheme to allow some south bridge flexibility, and it seems to be gaining more and more functionality as time goes on. By the time the next generation of the ponies come out, they very well may decide that it is more cost effective to go purely to HTT. I could see laptop chips with, say 16 or 24 bits of HTT in a reduced ball count BGA package, for example.

To: Joe NYC who wrote (34213)	3/30/2001 11:35:32 AM
From: fyodor_	Read Replies (1) \| Respond to of 275872

Joe: If AMD does what my understanding is, that is to move Northbridge to the CPU die and connect to the outside through LDT My understanding is that Clawhammer will be connected to an off-die Northbridge using LDT. An integrated Northbridge at this time may well be a mistake - depending on how easy it is to respin it. Memory standards are in a continual state of flux and we may well see DDR3200 (pbbt!, JC) and even DDR2 within the first year of the Hammers. Additionally, given that AMD has stated that the die size of Clawhammer will be <100mm², it's doubtful that a Northbridge could be squeezed in. -fyo