Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: muzosi who wrote (131379)	3/30/2001 9:24:50 PM
From: Elmer	Read Replies (2) \| Respond to of 186894

I beg to differ. A cycle accurate C++ is as close you can get to the real thing as possible without actually using the physical thing. In fact this is how the final RTL is verified; against the golden model. But if you're saying that no chip can be trusted till it is plugged in real hardware, I agree We were on the subject of chipsets and I said I think they still use hardware emulation of their presilicon design. You say "A cycle accurate C++ is as close you can get to the real thing as possible without actually using the physical thing". My point exactly. With hardware emulation of a chipset you can use the real thing, it terms of the peripherals. Also an RTL model is never as good as a gate level model because of timing effects. You haven't even done your layout yet. But I guess that's obvious. EP