Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: fingolfen who wrote (132558)	4/17/2001 11:51:04 AM
From: Jim McMannis	Read Replies (1) \| Respond to of 186894

RE:"Intel will be at 0.13 micron at that point, AMD won't." At what point is that? 2H 01 is 6 months. Be more specific. What chip and when. Jim

To: fingolfen who wrote (132558)	4/17/2001 3:17:47 PM
From: Paul Engel	Respond to of 186894

fingolfen - "“The silicon is coming out a little faster than expected and it demonstrates the performance headroom we know we'll need in the future as we target next-generation communications standards in 3G, such as wideband CMDA,” said Dennis Sheehan, director of marketing for Intel's wireless communications division." Paul {=====================} Intel and Analog Devices demo DSP architecture By Darrell Dunn, EBN Apr 17, 2001 (9:10 AM) URL: ebnews.com In consecutive weeks, development partners Analog Devices Inc. and Intel Corp. have conducted the first public demonstrations of the companies' new DSP architecture. At the Intel Developer Forum in Tokyo on Tuesday, Intel completed a demonstration of what it calls the Micro Signal Architecture (MSA) operating at 340-MHz, providing what the company said is evidence of its ability to reach levels of 400-MHz and above once the technology is integrated into a platform for wireless handsets, as soon as late this year. Analog Devices' demonstration last week at the Embedded Systems Conference in San Francisco was intended to show the ability of what it calls the Frio architecture to operate within its C compiler development environment. “The silicon is coming out a little faster than expected and it demonstrates the performance headroom we know we'll need in the future as we target next-generation communications standards in 3G, such as wideband CMDA,” said Dennis Sheehan, director of marketing for Intel's wireless communications division. Sheehan said that given the known restraints of the demonstration board used at IDF, the performance of 340-MHz at 1.3 volts provides evidence of the architecture's ability to scale to performance of greater than 400-MHz when voltage is increased to 1.6 volts. Intel plans to combine the MSA core with its ARM-based XScale microprocessor, flash memory, and other peripherals to create its Personal Internet Client Architecture for 3G handsets and related handheld personal appliances. “We said we would announce more details on these products later this year, and we are right on track,” Sheehan said. Analog Devices is expected to use the Frio architecture in both embedded system-level designs as well as in stand-alone standard DSP offerings.