Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Road Walker who wrote (133440)	4/26/2001 6:53:54 PM
From: Scumbria	Read Replies (1) \| Respond to of 186894

John, Do you think that Otellini's comment, that Rambus would have a much more significant performance effect when the P4 is over 2 GHz, is reasonable? Could MHz be a factor in the memories performance? As the clock speed increases, the need for high bandwidth memory increases. Without high bandwidth memory, the processor performance will flatten off rather quickly above 2GHz. This means that above 2GHz, DDR or RDRAM is required to keep the same mediocre P4 performance scaling we have grown used to. Without it, P4 looks really bad. If he was trying to create the impression that something magical happens to P4/RDRAM above 2GHz, that is absurd. Scumbria

To: Road Walker who wrote (133440)	4/27/2001 4:49:57 AM
From: Joe NYC	Read Replies (1) \| Respond to of 186894

John, Do you think that Otellini's comment, that Rambus would have a much more significant performance effect when the P4 is over 2 GHz, is reasonable? Could MHz be a factor in the memories performance? I have no idea what they mean, other than what a used car salesman means when he goes through his spiel. Rambus, or memory access in general is not like rocket which as it goes higher, the force of gravity becomes weaker. Just the opposite. The only thing I can possibly come up with that is remotely reasonable is that above 2 GHz P4s are .13u, and the .13u is rumored to have bigger L2. So there is a possibility that Intel will make the prefetching algorithm more aggressive, wasting a lot of bandwidth in order to lower cache misses, and therefore achieve lower memory latency. Thay also had a chart from Samsung (?) that projected Rambus v. SDRAM prices almost at parity within about 6-12 months.) They have been saying this ever since Intel started using Rambus, that is, 18 months ago, they said that Rambus will achieve parity in 6 to 12 months. Joe