SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: Scumbria who wrote (133477)4/27/2001 1:24:58 PM
From: Tenchusatsu  Read Replies (1) | Respond to of 186894
 
Scumbria, <Clearly P4 has some severe imbalances in the pipeline.>

Come on, you should know better than I do that increasing the pipeline by a factor of X does not lead to a linear increase in clock speed. Isn't it safe to say that as the pipeline gets longer, each pipeline stage becomes so dumbed down that the interstage flops (whatever they're called) become a larger percentage of the total logic? Plus, wouldn't the intergate delays become much more of a factor in longer pipelines, as evidenced by the two no-logic "drive" stages within the P4's 20-stage pipeline?

Tenchusatsu