Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (72448)	5/9/2001 11:43:21 PM
From: muzosi	Read Replies (1) \| Respond to of 93625

i am mostly an x guy but have done fair amount of 10k work too. my personally developed 8051 clone got prototyped on a 10k wire-wrapped board before going to gate array production couple years ago. xilinx chips are better for dsp/arithmetic type of work (with their nice carry chain and hierarchical routing), altera for control type work (with their global routing). one can embed rlocs in both verilog and vhdl as properties or textual comments in the code (ala //synopsys) so there is no longer a need for schematics. i am a verilog/c/c++ guy so i don't care much about vhdl/ada generation. have you ever looked at any of the c rtl libraries ? systemc or cynapps? do you buy synthesizable c/c++ subset idea?