SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: Win Smith who wrote (39660)5/14/2001 5:25:26 PM
From: combjellyRead Replies (1) | Respond to of 275872
 
"Duron is 64k L2, 192k L1+L2. "

And the Tbird is 256k L2. Since the Tbird and the Spitfire have everything else the same, including the L1 cache, the difference in die size is 21mm^2 (+/-) and the difference in L2 cache size is 192k. So a reasonable projection for 256k of L2 cache is 28mm^2 for the memory array and other circuitry that is repeatable...