Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (50995)	8/13/2001 11:43:22 PM
From: Elmer	Read Replies (1) \| Respond to of 275872

The general interpretation of the last statement has been that the number of pipeline stages has been increased compared to K7. Of course, you could argue that the statement is not 100% clear about it and leaves room for other interpretations. You would be the first I've heard with such an inclination, however… Perhaps those who interpreted it that way were subject to wishful thinking. I see nothing there that indicates a pipeline extension but I'm not looking for one. EP

To: fyodor_ who wrote (50995)	8/14/2001 12:36:28 AM
From: wanna_bmw	Read Replies (2) \| Respond to of 275872

Fyodor, Re: "Pipeline supports aggressive clock speed scaling" To me, this sounds like they intend to do some pipeline balancing, not an extension. I assume you are familiar with pipeline balancing, but just in case you aren't, it ensures that any one stage is not slower than the rest, thus preventing a single stage from slowing down the rest of the processor. Any extension of the pipeline will lead to diminishing performance, and my impression is that AMD wants to maintain at least 32-bit performance parity between their K7 and K8 generations. wanna_bmw