Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : All About Sun Microsystems -- Ignore unavailable to you. Want to Upgrade?

To: Robert who wrote (44491)	8/17/2001 5:34:50 PM
From: Steve Lee	Read Replies (2) \| Respond to of 64865

"Opps, Itanium runs like a snail on legacy x86 code....." Duh! That's wot IA32 processors are for! People aren't going to spend tens of thousands on shiny new IA64 machines and run resource intensive 32 bit apps on them. How does windows run on an UltraSparc? Does that bother Sun customers?

To: Robert who wrote (44491)	8/17/2001 9:11:31 PM
From: E_K_S	Read Replies (3) \| Respond to of 64865

Hi Robert: Is "EPIC code" the same as compiled 64 bit code? What OS's process EPIC code (any Windows based OS's like Windows 2000)? Do you know if SUNW ever did a port of their Solaris OS (for the Itanium processor), can Sunw's OS (through software control) bypass the hardwired x86 translator built into the Itanium. Sunw mentioned they were working on Ultra Sparc 5. The UltraSparc V will be able to switch between two different modes depending on the type of work the computer is doing. One mode will be good for heavy-duty calculations, the other for business transactions such as recording or retrieving information in a database. I guess the heavy-duty calculation mode will utilize a very efficient floating point processor and not a software translator found in Intels's current approach. ======================================================== This is from an earlier article I posted August 6 titled: Sun's UltraSparc V chip has a split-personality (http://www.zdnet.com/zdnn/stories/news/0,4586,2801816,00.html?chkpt=zdnnp1tp02) From the article: "...Adding instruction-level parallelism to a chip improves its performance without requiring software companies to rewrite their programs, there is a hitch, Brookwood said. The problem relates to compiler software--which translates programs humans have written into instructions a chip can understand. Compilers are key to making sure the instructions fed to a processor are optimized to take advantage of the chip's features. "Instruction-level parallelism is very compiler-sensitive," Brookwood said. It's a lesson Intel is learning with the Itanium...." --------------------------------------------------------- From the stated performance times for the x86 translator, I guess we can conclude that a 1.5 GHZ Itanium processor running an x86 Windows database application is equivalent to a 250 MHZ Ultra Sparc machine running the same application with Solaris 6? EKS