Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (52729)	8/28/2001 11:28:26 AM
From: Elmer	Read Replies (1) \| Respond to of 275872

I've always thought that 512KB L2 cache on the Pentium 4 processor would prompt AMD to release an Athlon with 512KB of L2. If what some of the AMD investors say is true, and Intel will have capacity with their 130nm 300mm wafer manufacturing that outweighs demand, then they ought to put 1MB of L2 cache on their processors, and see if AMD follows suit with that. There is an optimal die size that seems to stay roughly the same as processes evolve. Too small and you aren't taking advantage of your process capability. Too big and the yields suffer disproportionately. That may be ok for iTanium or Xeons but wouldn't work for mainstream products. Can AMD produce a large die? EP

To: wanna_bmw who wrote (52729)	8/28/2001 11:39:26 AM
From: Tony Viola	Read Replies (1) \| Respond to of 275872

Wanna, I've always thought that 512KB L2 cache on the Pentium 4 processor would prompt AMD to release an Athlon with 512KB of L2. If what some of the AMD investors say is true, and Intel will have capacity with their 130nm 300mm wafer manufacturing that outweighs demand, then they ought to put 1MB of L2 cache on their processors, and see if AMD follows suit with that. Mightn't you get heat and (related) maximum clock speed problems á la big cache Xeons? Seems a bit like hanging a trailer on a sports car. Tony