Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (53161)	8/30/2001 10:10:24 AM
From: wanna_bmw	Read Replies (1) \| Respond to of 275872

Joe, Re: "I think it would be to AMD's benefit if Hammer completely diverged from P4, let's say doubling IPC, and increasing MHz only slightly." I think the reason why you will be unlikely to see such an occurrence has to do with the innate amount of instruction level parallelism that exists in even the most optimized code. Studies have found that increasing IPC past 3-4 instructions per second is nearly impossible, especially on x86 code, which has less ILP than other architectures. The only technique I have seen that should be able to increase IPC on a given core is multithreading. I don't know if AMD is secretly researching this technique, but if it takes them as long as it took Intel, they probably won't have it in time for the K8. Paul DeMone wrote a number of good articles on this subject, and you can find them at realworldtech.com . wanna_bmw