Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (148859)	11/19/2001 4:58:34 PM
From: Charles Gryba	Read Replies (1) \| Respond to of 186894

Ali, I just read the pdf section where it mentions the leakage. Paul is arguing semantics since you originally mentioned that the sleep "leakage" was 8 amps. Since the PIII-M sleeps @ less than 1 Volt then the leakage is 1.7 when sleeping. You are correct however that when fully operational the PIII-M leaks more than 8 amps. That's horrendous. Paul is upset because he knows how bad that is. Constantine

To: Ali Chen who wrote (148859)	11/19/2001 5:06:46 PM
From: wanna_bmw	Read Replies (1) \| Respond to of 186894

Ali, why do you suppose AMD has much better leakage levels in their transistors? Why would they be spending all the effort going to SOI if their transistors were so superior? Likewise, why would Intel be rejecting SOI if their transistors were so badly in need of it? Might there be something off the data sheets that you're missing? wbmw