Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (150978)	12/4/2001 1:19:51 PM
From: wanna_bmw	Read Replies (1) \| Respond to of 186894

Jozef, Re: "Not if the decoder is the single bottleneck limiting the clock speeds." And what makes you suggest that, other than it happens to fit your already preconceived notions? Re: "I think he is trying to prove that speed of P4 decode is 1/2 of the nominal clock. Why do you keep changing the subject?" And he already failed. Look at his results. The Pentium III shifted from having a ~40% advantage to having a ~90% advantage - that's not a 2x difference. Now that he can't prove anything about the decoder, he's now shifted the subject himself. Now he wants to prove that his overly-bulky-and-randomized-case-statement-within-a-for-loop is somehow common in a lot of today's code. You claim that you're a programmer, so you should know that that's ridiculous. Why can't you see him for the FUDster that he is? Re: "I have never spent any time optimizing my code for any CPU. I take the output of the compiler as is." It is these compilers and other middleware that will be optimized for the platform. All you have to do is continue to hit the compile button. wbmw