Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (71202)	2/8/2002 5:18:02 PM
From: fyodor_	Read Replies (1) \| Respond to of 275872

Elmer: But not a FSB. I don't even know if we're talking about the same thing anymore. My lack of specific technical knowledge and the terms associated with it are likely the cause ;-). Right now, the CPU<->chipset connection is via the FSB. Both memory and other communication uses this channel. In the case of my hypothetical Banias, the CPU<->chipset connection would handle only the non-memory communication. This would logically require less pins, but it should be possible to make it a subset of the "full FSB". The server-banias would then feature a different pin-out and have the integrated memory controller disabled. Am I making any sense? -fyo