SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: Joe NYC who wrote (160753)2/28/2002 10:26:44 PM
From: Tenchusatsu  Read Replies (2) | Respond to of 186894
 
Joe, <The beauty of Hammer design (with HT) is that there is no need for chipsets to enable 2+ way configurations.>

You've got to be kidding me. If that's the case, then there is no need for chipsets supporting Intel's FSB to enable 2+ way configs either. All you do is add another processor to the bus. It's that simple!

Trust me, Joe. It IS harder to implement multiprocessor configs with HyperTransport than it is with the FSB. The reward is better scalability, but don't kid yourself into thinking that it's a walk in the park.

Tenchusatsu



To: Joe NYC who wrote (160753)2/28/2002 10:33:07 PM
From: Paul Engel  Read Replies (1) | Respond to of 186894
 
Joe Blow - Re: "The beauty of Hammer design (with HT) is that there is no need for chipsets to enable 2+ way configurations."

No sh!t !!!

Then why did MAD have an 8000 chip set just to run a 1-Way ClamHamster the other day?

Redundnacy ?