Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (160957)	3/3/2002 12:21:41 PM
From: Dan3	Read Replies (1) \| Respond to of 186894

Re: especially with the on-die memory controller. Plus, driving so many pins Some of the old data sheets listed power requirements separately for core, cache, and and bus driver demands. My recollection is that, even in the old 3.3v days, bus driver power was very small, a few watts at most. Since power rises at the square of voltage, driving the low voltage pins used by DDR will be that much less. Another thing to consider is that there probably isn't a huge difference in power consumption whether you are driving 64-bits to a North Channel or 64-bits to a pair of DDR Dimms. Yet another way to look at it is that, even though the bus driver transistors individually use much more power than the core transistors, the number of core transistors that must be powered is 4 orders of magnitude greater.