Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: burn2learn who wrote (73583)	3/5/2002 10:59:40 PM
From: Petz	Read Replies (1) \| Respond to of 275872

burn2learn, I disagree with 1.5 of your assertions w.r.t. more layers on the Hammers: more metal = more resistance = more power = more heat...do you need SOI to deal with the added layers? Adding more layers would decrease, not increase, the resistance, heat and power, because the vertical distance a signal would travel to find a shorter path on an additional layer is insignificant compared to the long, ciruitous path on fewer, but BIGGER layers. No way could you fit 100M transistors on a die without this many layers. What is the average time it takes to get through a layer...add 3 more. But the first layer which builds the transistors takes MUCH longer than any of the others, so 50% more layers may only take 15% more time. Petz

To: burn2learn who wrote (73583)	3/6/2002 12:21:50 AM
From: hmaly	Respond to of 275872

Burn2learn Re..fab capacity, did you just shrink you capacity by adding more layers. same tools for the backend, just used again and again and again. Pretty neat issues to deal with in keeping the die small <<<<<<<< Those are all great questions and I am proud to say I don't know the answer to any of them.